

# SANYO Semiconductors DATA SHEET



# BI-CMOSIC Single chip Tuner IC for Car Radio

### Overview

LV25200M is a tuner IC for car radio, which incorporates the AM/FM Tuner, PLL, AM/FM Noise Canceller (NC), FM Stereodecoder (MPX), Multipath-noise Rejection Circuit (MRC). This IC enables development of the low-cost analog tuner for OEM.

### Functions

• AM+FM-FE+IF+NC+MPX+MRC+PLL

#### Features

• World-wide compatible tuners

A single tuner module is enough to supply the world-wide compatible tuners. FM is compatible with US EURO, Japan bands while AM is compatible with LW, MW, SW, Weather-Band. With the image cancel mixer incorporated in FM MIX, the external RF AMP can be deleted. Compatible with RDS. PLL fast locking.

- Self-contained type IF band variable filter incorporated Detects any neighboring interfering station and varies the IF filter band, enabling superior selectivity characteristic.
- Auto alignment EEPROM necessary FM RF, VCO, Null-voltage, Mute-on, Mute-ATT, SNC, HCC, Station detector, Gain AGC sensitivity, CCB bus compatible
- Reduced parts quantity
- Parts quantity reduced from our conventional products
- Other functions

AM noise canceller (genuine compatible)

- CCB is a registered trademark of SANYO Electric Co., Ltd.
- CCB is SANYO Semiconductor's original bus format. All bus addresses are managed by SANYO Semiconductor for this format.
- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

## **Specifications**

### **Maximum Ratings** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> _H max	PIN 5, 77	8.7	V
	V <sub>CC</sub> _L max	PIN 21, 27, 50	5.7	V
Maximum input current	V <sub>IN</sub> max	PIN 17, 18, 19	-0.3 to +5.0	V
Maximum output current	V <sub>O</sub> max	PIN 20	-0.3 to +6.5	V
Allowable power dissipation	Pd max	(Ta≤85°C)	950	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-40 to +150	°C


### Recommended Operating Conditions at $Ta=25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V <sub>CC</sub> _H	PIN 5, 66, 75, 76, 77	8.0	V
	V <sub>CC</sub> _L	PIN 21, 27, 50	5.0	V
Operating supply voltage range	VCcop_H	PIN 5, 66, 75, 76, 77	7.5 to 8.5	V
	VCcop_L	PIN 21, 27, 50	4.5 to 5.5	V
Input High level voltage	VIH	PIN 17, 18, 19	2.5 to 4.0	V
Input Low level voltage	VIL	PIN 17, 18, 19	0 to 0.8	V
Input amplitude voltage	VIN	PIN 17, 18, 19	0 to 4.0	Vp-p
Input pulse width	tφW	PIN 19	0.45 or more	μs
Setup time	Tsetup	PIN 17, 18, 19	0.45 or more	μs
Hold time	Thold	PIN 17, 18, 19	0.45 or more	μs


## Package Dimensions

### unit : mm (typ)

3255



## **Reset at Power ON**



### Recommended Operating Conditions at Ta=25°C, GND=0V

Parameter	Symbol	Conditions	Ratings	Unit
Operating supply voltage	Vcop_H	PIN 5, 66, 75, 76, 77	7.5 to 8.5	V
	Vcop_L	PIN 21, 27, 50	4.5 to 5.5	V
Internal logic voltage	V <sub>DD</sub> 4	PIN 13	3.7 to 4.3	V
Internal register hold voltage	Vhmin	PIN 13, Design reference value	V <sub>DD</sub> 4 to 2.2	V
Internal register reset voltage	Voff	PIN 27, 50, Design reference value	0 to 0.2	V
Internal register reset power ON time	tPOR	PIN 27, 50, Design reference value	30 to 3000	μs

### **AC Characteristics**

## Operating Characteristics at Ta=25°C, V\_{CC}=8.0V, V\_{DD}=5.0V

with the designated measuring circuit outside standard.

Except that this measurement was made with the IC socket [Yamaichi Denki Kogyo Co., Ltd. IC51-0644-807]. Audio filter: IHF BPF used

[FM	characteristics	FM FE M	IX in	put	(NO-Dummy)

				CCB Command										
	_				<u> </u>	r				<u> </u>	-			
	Parameter	Symbol	Conditions	N	IN2	IN3-1	IN3-2	IN3-3	IN3-4	IN3-5	min	typ	max	Unit
1-1	Current drain -8V	Icco-8V	No input FM mode I5+I66+I75+I76+I77	19	37	25	25	25	25	25	50	62	74	mA
1-2	Current drain -5V	Icco-5V	No input FM mode I21+I27+I50	19	37	25	25	25	25	25	44.5	51	58	mA
1-3	Demodulation output	Vo-FM	98.1MHz, 60dBμV, 1kHz, 100%mod, pin 25	19	37	25	25	25	25	25	220	277	350	mVrms
1-4	Pin 52 RDS demodulation output	Vo-52	98.1MHz, 60dBμV, 1kHz, 100%mod, pin 52	19	37	25	25	25	25	25	270	340	425	mVrms
1-5	Channel balance	СВ	98.1MHz, 60dBμV, 1kHz, pins 25 and 26	19	37	25	25	25	25	25	-1	0	1	dB
1-6	Total harmonic distortion factor	THD- Fmmono (1)	98.1MHz, 60dBμV, 1kHz, 100%mod, pin 25	19	37	25	25	25	25	25		0.2	1	%
1-7	Total harmonic distortion	THD- Fmmono (2)	98.1MHz, 60dBμV, 1kHz, 150%mod, pin 25	19	37	25	25	25	25	25		0.3	2.5	%
1-8	Signal to noise ratio (MONO)	S/N-FM- MONO	98.1MHz, 60dBµV, 1kHz, 100%mod,	19	37	25	25	25	25	25	60	67		dB
1-9	Signal to noise ratio	S/N-FM-ST	98.1MHz, 60dBμV, 1kHz, 100%mod, pin 25, pilot=10%	19	37	25	25	25	25	25	54	58		dB
1-10	AM suppression ratio	AMR	98.1MHz, 60dBµV, 1kHz, 100%mod, 30% in AM mode, fm=1kHz, pin 25	19	37	25	25	25	25	25	54	61		dB
1-11	Muting attenuation (1)	Att-1	98.1MHz, 60dB $\mu$ V, 1kHz, with V33=0 $\rightarrow$ 2V, pin 25 attenuation	19	37	25	25	14	25	25	-30	-25	-20	dB
1-12	Muting attenuation (2)	Att-2	98.1MHz, 60dBµV, 1kHz, with V33=0→2V, pin 25 attenuation	19	37	25	35	25	25	25	-20	-16	-11.2	dB
1-13	Muting attenuation (3)	Att-3	98.1MHz, 60dBµV, 1kHz, with V33=0→1V, pin 25 attenuation	19	37	25	35	25	25	25	-11	-6	-1	dB
1-14	Separation	Separation	98.1MHz, 60dBµV, mod=30%, pilot=10%, pin 25 output ratio [IN3-5 D0-5] Separation control adj	19	37	25	25	25	25	25	27	38		dB
1-15	Stereo ON level	ST-ON	Pilot demodulation at which V39<0.5V is established	19	37	25	25	25	25	25	1.9	4.1	6.3	%
1-16	Stereo OFF level	ST-OFF	Pilot demodulation at which V39>3.5V is established	19	37	25	25	25	25	25	1	3		%
1-17	Main distortion factor	THD-Main L	98.1MHz, 60dBμV, L+R=90%, pilot=10%, pin 25	19	37	25	25	25	25	25		0.3	1.2	%
1-18	SNC output attenuation	AttSNC	98.1MHz, 60dBµV, L-R=90%, pilot=10%, V28=3V→0.6V, pin 25; standard for single block	19	37	25	25	25	25	25	-10	-6	-2	dB
1-19	HCC output attenuation (1)	FM HCC	98.1MHz, 60dBµV, 10kHz, L+R=90%, pilot=10%, V29=3V→0.6V, pin 25; standard for single block	19	37	25	25	25	25	25	-6	-3	-0.5	dB
1-20	HCC output attenuation (2)	FM HCC	98.1MHz, 60dBµV, 10kHz, L+R=90%, pilot=10%, V29=3V→0.1V, pin 25; standard for single block	19	37	25	25	25	25	25	-14.5	-10.5	-6.5	dB
1-21	Input limiting voltage	Vi-lim	98.1MHz, 60dBµV, 30%mod, MIX input at which the input reference output is down by -3dB, V42=0V, V29=0V, with MUTE=OFF	19	37	25	25	25	25	25	-6	-1	1	dBμV
1-22	Muting sensitivity	Vi-mute	MIX input level at V42=1V, non-mod	19	37	25	25	25	25	25	0.1	5	9.9	dBμV

Conti	nued from preceding	page.												
	<b>D</b> (		<b>O</b>			1	Comr							
	Parameter	Symbol	Conditions	IN1	IN2	IN3-1	IN3-2	IN3-3	IN3-4	IN3-5	min	typ	max	Unit
1-23	SD sensitivity	SD-senFM	MIX input level at which SD pin is ON, shifter-adj, non-mod	20	37	25	25	25	25	25	20	25	30	dBμV
	IF count sensitivity	IF-count- sens.FM	IF count sensitivity at MIX input, non-mod	20	37	25	19	25	25	25	16			dBμV
1-24	S-meter DC output	VSMFM-1	No input, pin 38 DC output non-mod	19	37	25	25	25	25	25			0.5	V
		VSMFM-2	10dBμV, pin 38 DC output non-mod	19	37	25	25	25	25	25		0.75		V
		VSMFM-3	30dBμV, pin 38 DC output non- mod [IN3-2 D0-4] S-meter shift-adj	19	37	25	A1	25	25	25	1.8	1.85	1.9	V
		VSMFM-4	50dBµV, pin 38 DC output non-mod	19	37	25	25	25	25	25		3.3		V
		VSMFM-5	80dBμV, pin 38 DC output non-mod	19	37	25	25	25	25	25			4.8	V
1-24	S-meter AC pin DC output	VSMFM-A1	No input, pin 40 DC output non-mod	19	37	25	25	25	25	25			0.45	V
		VSMFM-A2	10dBμV, pin 40 DC output non-mod	19	37	25	25	25	25	25		0.85		V
		VSMFM-A3	30dBμV, pin 40 DC output non-mod	19	37	25	25	25	25	25	1.51	1.78	2.1	V
		VSMFM-A4	50dBμV, pin 40 DC output non-mod	19	37	25	25	25	25	25		3.05		V
		VSMFM-A5	80dBμV, pin 40 DC output non-mod	19	37	25	25	25	25	25			4.8	V
1-25	S-meter inclination standard - 1	S-curve1	Holds [IN3-2 D0-4] data, which was obtained by deducting (VSMFM-2) from VSM (VSMFM-3)	19	37	25	25	25	25	25	0.85	1.1	1.4	V
1-26	S-meter inclination standard - 2	S-curve2	Holds [IN3-2 D0-4] data, which was obtained by deducting (VSMFM-3) from VSM (VSMFM-4)	19	37	25	25	25	25	25	1	1.45	1.9	V
1-27	Mute drive output	VMUTE-60	60dBμV, pin 42 output DC output non-mod	19	37	25	25	25	25	25		0.15	0.3	V
1-28	Noise convergence - 1	FM NOISE-20	60dBμV.98.1MHz, 30%mod, input reference, output level of the input -20dBμV, MUTE=OFF(42pin=GND)	19	37	25	25	25	25	25	-14	-9	-4	dB
1-29	N-AGC ON input	VNAGC	98.1MHz, non-mod, MIX input level at which pin 1 becomes 0.6V or more	19	37	25	25	33	25	25	66	75	84	dBµV
1-30	W-AGC ON input	VWAGC	98.1MHz, non-mod, pin 38 =1.0V applied (Keyed on), MIX input level at which pin 1 becomes 0.6V or more	19	37	25	25	35	25	25	82	90	98	dBµV
1-31	Image obstruction ratio-1		Removal amount of 108.1M +21.4MHz	21	37	25	25	25	25	25	15			dB
1-32	Image obstruction ratio-2		Removal amount of 90M -21.4MHz	28	37	25	25	25	25	25	15			dB
	SD bandwidth - 1	BW-mute1	98.1MHz, non-mod, 50dBµV, Bandwidth at which SD pin is turned ON	20	37	23	25	37	25	25	70	100	130	kHz
	SD bandwidth - 2	BW-mute2	98.1MHz, non-mod, 50dBµV, Bandwidth at which SD pin is turned ON	20	37	23	25	38	25	25	130	200	270	dB
1-33	Conversion gain	A.V.	98.1MHz, 60dBµV, non-mod, FECF output	28	37	25	25	25	25	25	85	130	200	mVrms

[FM	IF Filter charac	cteristics] F	FM IF input											
						ССВ	Comr	nand						
	Parameter	Symbol	Conditions	IN1	IN2	IN3-1	IN3-2	IN3-3	IN3-4	IN3-5	min	typ	max	Unit
2-1	IF variable filter gain-narrow band	FIL-G-N	70dBμV, pin 54 AC (450kHz) output non-mod, After CF adjustment, fit in through BW/G adjustment. Narrow-Fix MODE	19	37	21	25	25	25	25	79	84	89	
2-2	IF variable filter	FIL-BW-N	Pin 54 -AC output monitor. Confirm the 2dB or more level down at the ±25kHz point with reference to the center frequency of 450kHz. -3dB bandwidth. Narrow-Fix MODE	19	37	21	25	25	25	25	2			dB
2-3	IF variable filter	FIL-BW-W	Pin 54-AC output monitor. Confirm no level down exceeding 3 dB at the ±80kHz point with reference to the center frequency of 450kHz. -3dB bandwidth. Wide-Fix MODE	19	37	23	25	25	25	25			3	dB

### [NC block] NC input (48pin), S-meter AC input (40pin)

						CCB	Comr	mand						
	Parameter	Symbol	Conditions	IN1	IN2	IN3-1	IN3-2	IN3-3	IN3-4	IN3-5	min	typ	max	Unit
3-1	FM NC gate time	FM TGATE	NC input, pulse cycle=1kHz, 38pin=2V applied, pulse width=1µs, at 100mVp-o pulse input (after MVCO adjustment)	19	37	25	25	25	25	25	36	40	44	μs
3-2	FM NC noise sensitivity	SN-DETOUT	NC input (pin 48), 38pin=2V applied, measure the pulse input level at which the noise canceller starts operation, pulse cycle=1kHz, pulse width=1µs	19	37	25	25	25	25	25	17	30	43	mVp-o
3-3	FM NC noise sensitivity	SN-Vsm	S-meter (AC) input (pin 40), 38pin=0V applied, measure the pulse input level at which the noise canceller starts operation, pulse cycle=1kHz, pulse width=1µs	19	37	25	25	25	25	25		46		mVp-o
3-4	AM NC gate time	AM TGATE(1)	S-meter (AC) input (pin 40), pulse cycle=1kHz, pulse width=1µs, measurement at pin 33. 38pin=1.5	36	37	26	26	26	26	26	345	450	555	μs
3-5	AM NC noise sensitivity	SN	S-meter (AC) input (pin 40), measure the pulse input level at which the noise canceller starts operation, pulse cycle=1kHz, pulse width=1µs	36	37	26	26	26	26	26		24		mVp-o

## [Multipath-noise rejection circuit] MRC input (pin 41)

					CCB Command									
	Parameter	Symbol	Conditions	IN1	IN2	IN3-1	IN3-2	IN3-3	IN3-4	IN3-5	min	typ	max	Unit
4-1	MRC output	VMRC	Pin 39 voltage when 3.5 V is applied to V38	19	37	25	25	25	25	25	2.76	2.96	3.16	V
4-2	MRC operation level	MRC-ON	SG (AG5) out level when pin 38	19	37	25	25	25	25	25	50	71	100	mVrms
			=5V and pin 39=2.6V, f=70kHz											

-	characteristics	1	<b>1 1 1</b>			CCP	Comr	nand						
	Parameter	Symbol	Conditions	ž	IN2	IN3-1	IN3-2	IN3-3	IN3-4	IN3-5	min	typ	max	Unit
5-1	Practical sensitivity	S/N-30	1MHz, 30dBµV, fm=1kHz,	36	37	26	26	∠ 26	≥ 26	≥ 26	20			dB
5-2	Detection output	Vo-AM	30%mod, pin 25 1MHz, 74dBμV, fm=1kHz, 30%mod, pin 25	36	37	26	26	26	26	26	84	105	131	mVrms
5-3	AGC-F.O.M	VAGC-FOM	1MHz, 74dBµV, output reference, input width at which the output decreases by 10dB, pin 25	36	37	26	26	26	26	26	50	54.5	59	dB
5-4	Signal-to-noise ratio	S/N-AM	1MHz, 74dBµV, fm=1kHz, 30%mod	36	37	26	26	26	26	26	51	60		dB
5-5	Total harmonic distortion ratio - 1	THD-AM-1	1MHz, 74dBµV, fm=1kHz, 80%mod	36	37	26	26	26	26	26		0.3	1	%
5-6	Total harmonic distortion ratio - 2	THD-AM-2	1MHz, 120dBµV, fm=1kHz, 80%mod	36	37	26	26	26	26	26		0.5	1.5	%
5-7	AM HCC output attenuation	AM HCC	1MHz, 74dBµV, fm=4kHz, 30%mod, V29=3V→0.6V, 25pin	36	37	26	26	26	26	26	5	9	13	dB
5-8	S-meter DC output	VSMAMDC-1	No input, 38pin DC output	36	37	26	26	26	26	26	0	0.1	0.5	V
		VSMAMDC-2	1MHz, 30dBµV, non-mod, 38pin DC output	36	37	26	26	26	26	26	1.2	1.5	1.9	V
		VSMAMDC-3	1MHz, 130dBμV, non-mod, 38pin DC output	36	37	26	26	26	26	26	2.85	3.6	4.9	V
5-9	S-meter AC output	VSMAMAC-1	No input, 40pin DC output	36	37	26	26	26	26	26		0	0.5	V
		VSMAMAC-2	1MHz, 74dBμV, non-mod, 40pin DC output	36	37	26	26	26	26	26		0.75		V
5-10	Wide band AGC sensitivity	W-AGCsen1	1.4MHz, input at V48=0.7V	36	37	26	26	26	26	26	82	92	102	dBμV
5-11	SD sensitivity	SD-senAM	1MHz, ANT input level at which the SD pin is turned ON	37	37	26	26	26	26	26	25	30	35	dBμV

### Function

1. AM / FM front-end block		
FM Image rejection Mixer		
AM Double balance Mixer		
Pin diode drive AGC output		
Keyed AGC adjustment	4 bit DAC	
Differential IF amplifier		
Wide AGC sensitivity setting	4 bit DAC	
Narrow AGC sensitivity setting	4 bit DAC	
Local oscillator	160MHz to 260MHz	
FM Local OSC divider	1/1 1/2 1/3	
AM Local OSC divider	1/10, 1/8, 1/6, 1/4	
2. FM IF block		
IF Limiter Amplifier 6 stages		
S-meter shifter	5 bit DAC	
S-meter output (DC/AC)		
Multipath detector (dedicated FM S-meter)		
Quadrature detector	Vnull adj-5bit, QDP adj-4bit	450kHz
AF preamplifier (Audio mute)		
AFC output		
Variable bandwidth control	CF adj-5bit DAC BW/Gain adj-5bit DAC Gain adj-3bit DAC (for setting filter)	


Continued from preceding page.		
Soft mute setting	5 bit DAC	
Mute attenuation setting	6 bit DAC	-0.5dB to -25dB
IF counter buffer (FM circuits)	10.7MHz	
SD (IF counter buffer activation level) setting	5 bit DAC	
SD output (active-high) (also used by AM circuits)		
IF output Driver for DSP (AF out, non-muting)		
SD: Station Detector		
IF Gain	4 bit DAC	
3. AM Block (back end of AM tuner)		
Double balance 2 <sup>nd</sup> mixer		
IF amplifier	4 bit DAC	
AM detector		
RF Narrow AGC	4 bit DAC	
Wide AGC	4 bit DAC	
Pin diode drive AGC output		
S-meter output	2 bit DAC	
IF counter buffer		450kHz
SD (IF counter buffer activation level) setting	5 bit DAC	
SD output (active-high)		
Detector output frequency adjusting pin (Low-cut, De-emphasis)		
4. FM NC		
High-Pass-Filter (1st-order)		
Delay circuit of Low-Pass-Filter (4th order)		
Noise-AGC (Sensitivity:2 Bit-control)	2 bit DAC	
Pilot signal compensation		
Noise sensitivity setting		
Modulation index		
5. AM NC		
AM Noise canceller Gate-Time	6 bit DAC	
AM Noise canceller OFF Level	5 bit DAC	
6. MPX		
VCO (Free-Run Frequency:6 Bit-control)	6 bit DAC	304kHz
Level following pilot canceller	2 bit (3 step adj.)	
Automatic stereo/mono switching		
VCO oscillator stop (AM mode)		
Forced monaural		
Stereo indicator (active-low)		
Anti-birdie filter (f=114kHz, 190kHz)		
SNC (stereo noise control)	5 bit DAC	
HCC (high-cut control)	5 bit DAC	
Separation setting	6 bit	64 steps
7. MRC (Multipath-noise Rejection Circuit)		
Noise Amplifier Gain (sensitivity setting)	2 bit	4 step
DC Level-Shifter		
SNC driving		
Time constant control circuit	2 bit	4 step
	•	· · · · · · · · · · · · · · · · · · ·

## **Pin Function**

Pin No.	Function name	Block
1	FM-ANT-D	FE
2	FM-RF-AGC	FE
3	GND (FE)	
4	AM-MIX-IN2	AM
5	OSC-V <sub>CC</sub>	
6	AM/FM-OSC (B)	FE
7	AM/FM-OSC (C)	FE
8	PLL-LPF	PLL
9	FM FET	PLL
10	AM FET	PLL
11	СРАМ	PLL
12	CPFM	Common
13	PLL V <sub>DD</sub>	MPX
14	ST/SD, VCO monitor and PLL-TEST	PLL
15	SepADJ.	MPX
16	GND (Analog)	
17	CE	PLL
18	DI	PLL
19	CL	PLL
20	DO	PLL
21	V <sub>CC</sub> (X'tal)	
22	X'tal-OUT	X'tal
23	X'tal-IN	X'tal
24	GND (X'tal)	
25	MPX-L-OUT	MPX
26	MPX-R-OUT	MPX
27	V <sub>CC</sub> 5V (Digital)	
28	SNC	MPX
29	НСС	MPX
30	MPX-PCO1	MPX
31	MPX-PCO2	MPX
32	GND (Digital)	
33	NC-Gate- monitor	NC
34	MPX-PLL-IN	MPX
35	HCC capacity	MPX
36	Noise-Sens.	NC
37	Noise-AGC	NC
38	Vsm (Main)	IF
39	MRC-OUT	MRC
40	Vsm2 (Sub)	IF

Pin-No.	Function name	Block
41	MRC-AC-IN	MRC
42	Mute-Drive	IF
43	AFC	IF
44	QD-Cap.	IF
45	QD-Cap.	IF
46	Vref 2.7V	Common
47	IF-Det-OUT	IF
48	NC-IN	NC
49	ModIndex	NC
50	V <sub>CC</sub> 5V (Analog)	
51	Interfering signal detected	FIL
52	RDS-OUT	IF
53	PLL-TEST	PLL
54	IF Filter OUT	FIL
55	AM-IFAGC (load for Vt setting)	AM
56	Pilot-Det/AM-LC	MPX/AM
57	IF-AGC	AM
58	AM-W-AGC	AM
59	AM-RF-AGC (BYPASS)	AM
60	AM-IF-IN	AM
61	AM-IN-IN2	AM
62	FM-IF-IN (BYPASS)	IF
63	FM-IF-IN	IF
	AM-2nd-MIX-IN	AM
64	AM-RF-AGC	AM
65	1st-IF-OUT	FE
66	AM-MIX2-OUT	AM
67	Vref 4.9V	Common
68	RF-DAC1	FM
69	AM-2nd-MIX-IN (BYPASS)	AM
70	RF-DAC2	FM
71	IF-IN(BIAS)	FE
72	FM-1st-IF-IN	FE
73	AM-ANT-D and PLL-TEST	AM
74	N-AGC-IN	FE
75	MIX-OUT	FE
76	MIX-OUT	FE
77	V <sub>CC</sub> (8V)	
78	AM-MIX-IN	AM
79	FM-MIX-IN	FE
80	FM-MIX-IN	FE

## **Block Diagram**



# **Pin Discription**

Unit (Resistance:  $\Omega$ , Capacitance: F)

Dim	Function	Discription	Internel Equivalent Circuit
Pin	Function	Discription	
1	Antenna Damping Drive pin	Pin 2: Antenna damping current flows when the RF AGC voltage becomes V <sub>CC</sub> -Vbe.	VCC(PIN77)
2	RF AGC	RF AGC voltage. Voltage=Hi (around 8V) with AGC OFF. The voltage lowers when a level is inserted into the AGC circuit. AGC is applied at the voltage of V <sub>CC</sub> - Vbe.	UCC(PIN77) 5000 5000 5000 12K 5000 2 30K 5000 2 30K 5000 PIN3)
3	FE.GND		FE GND(F.E.)
5	OSC V <sub>CC</sub>	OSC dedicated V <sub>CC</sub>	8V V <sub>CC</sub> (VCO.)
6 7	FM/AM OSC IN FM/AM OSC OUT	OSC pin	VCC(PIN5) VCC(PIN5) S00 500 S00 500 S00 6 GND(PIN3)


Continued	from preceding page.		Unit (Resistance: $\Omega$ , Capacitance: F)
Pin	Function	Discription	Internal Equivalent Circuit
8	Tuning voltage output LPF output	FM: PLL filter formed with pins 9 to 12	VCC(PIN77)
9	FET for FM	(Pins 10 and 11 to be left OPEN) AM:	
10	FET for AM	PLL filter formed with pins 10 and 11. In this case, the low pass filter is formed with the internal impedance (100k $\Omega$ ) and external capacity.	
11	Charge pump for FM	Simultaneous use of AM and FM filters (pins 9 to 12) is possible through mode changeover. In this case, internal impedance ( $100k\Omega$ ) is short-circuited.	
12	Charge pump for AM		UT SND C C C C C C C C C C C C C
13	V <sub>DD</sub> for PLL	PLL regulator output (4V)	VCC(PIN77) VDD(PIN27)
14	AM/FM SD pin STEREO indicator & VCO Monitor	STEREO indicator at reception: Low: STEREO High: MONO At SEEK: AM/FM SD ON=High OFF=Low Pin 14 output is output from DO (for SD information output). VCO monitor (at IN3-5 D6=H) Saw-tooth wave of MPX-VCO frequency is output, which is monitored for VCO adjustment (Adjust with IN3-5 D0-5.)	AM FM SD NDICATOR 14 100K SEEK/STOP SWITCH
15	Separation adjustment pin	The input level of sub-decoder is varied through BIT control. (The output level of MONO and MAIN remains unchanged.)	


Continued	I from preceding page.		Unit (Resistance: $\Omega$ , Capacitance: F)
Pin	Function	Discription	Internal Equivalent Circuit
16	N.C, MPX, MRC And PLL-GND		
17	CE	Pin to set the high level during serial data input (D1) to LV25200M or serial data output (DO).	
18	DI	Input pin for serial data for transfer from the controller to LV25200M	
19	CL	Clock for synchronization with the data during serial data input (DI) to LV25200M or serial data output (DO)	
20	DO	Output pin of serial data to be transferred from LV25200M to the controller	
21	V <sub>CC</sub> 5V	X'tal-OSC dedicated V <sub>CC</sub>	
22	X'tal-OSC-OUT	Connect X'tal oscillator for 20.5MHz between pins 22 and 23.	
23	X'tal-OSC-IN	Connect capacitors, each 12pF, between pins 22 and 23 and GND.	5K 500 5K 500 300 1k 500 500 500 500 500 500 500 50
24	GND	X'tal-OSC dedicated GND	

Continued	Continued from preceding page. Unit (Resistance: Ω, Capacitance: F)					
Pin	Function	Discription	Internal Equivalent Circuit			
25 26	MPX output (LEFT) MPX output (RIGHT)	MPX output Output impedance changed over with the de-Emphasis changeover Bit (IN3-4 D20) Low=3.3kΩ High=5kΩ (The figure in the right shows a case of 5kΩ.) (50/75µs changeover with the external capacity of 0.015µF)	VCC(PIN77)			
27	V <sub>CC</sub> 2 (5V)	$V_{CC}$ for PLL and Digital system $V_{CC}$				
28	SNC control input pin	With the pin 28 input voltage, the attenuation of (L-R) Decode is controlled. ↓ Decrease Separation. ↓ The noise felt in the Stereo mode is reduced. (Threshold can be controlled with 5Bit.)	VCC(PIN77)			
29	HCC control input pin	With the pin 29 input voltage, attenuation of the high pass component is controlled. ↓ At weak input, high pass is cut to reduce the noise feeling. Same control for FM/AM HCC (f characteristics changed over automatically between AM and FM modes.) (Threshold can be controlled with 5Bit.)	UCC(PIN77)			
30 31	Phase-Comparator for MPX					
32	GND					
33	NC-Gate Trigger-OUT	Normal: High (V <sub>DD</sub> potential) Gate: Low (0V) Note) Monitor output is not made unless the Bit setting of Pilot-Cancel is set to 11 (PICAN=OFF).	VDD VCC(PIN77) 20K 20K 20K 20K 1K 1K GND(PIN32)			

Continued	from preceding page.		Unit (Resistance: $\Omega$ , Capacitance: F)
Pin	Function	Discription	Internal Equivalent Circuit
34	MPX-PLL input	LPF formed with internal resistance 30kΩ and pin 34 eternal capacity ↓ HPF formed by subtracting the above LPS passage signal from the Composite signal. ↓ Supply to MPX-PLL circuit	UCC(PIN50)
35	HCC capacitor pin	With pin 35 external capacity, High-Cut frequency characteristics are set. The value of internal resistance R35 is changed over in AM/FM mode: FM mode: R35=30k $\Omega$ AM mode: R35=100k $\Omega$	
36	Noise detection	With the noise sensitivity setting pin of pin 36, set	VCC(PIN50)
37	sensitivity AGC adj pin	the medium electric field (about 50dBμ). Then, with the AGC-Adj pin of pin 37, carry out setting in the weak field (20 to 30dBμ).	3K 1K 3K 1K 15K 3K 1K 15K 3K 1K 10K 37 5ND(PIN16)
38 40	AM/FM S-meter (DC)	Current drive type S-meter output Pin 38: Eliminate the AC component by external capacity Pin 40: Leaves the AC component (Pin for NC noise extraction and for multipath noise extraction)	VCC(PIN50)         VCC(PIN77)           Image: strain st
			300 \$ 177 777 777 409 338


Continued	l from preceding page.		Unit (Resistance: $\Omega$ , Capacitance: F)
Pin	Function	Discription	Internal Equivalent Circuit
39	MRC output (for SNC Control)	Time constant for Multipath-Noise Detector is determined with the following: 100Ω and C2 during discharge Iconst and C2 during charge Iconst can be changed over with 2Bit (MRC-Time-Constant)	VCC(PIN77)
41	MRC AC input pin	From AC-S-meter (pin 40), enter the AC component. Amp-Gain, and frequency characteristics are determined with C41, (R41+1kΩ [internal resistance]) and 30kΩ (internal resistance). Amp-Gain can be controlled with 2Bit.	C42 C42 T C41 R41 IK GND(PIN16)
42	Mute Drive	<ul> <li>The MUTE time constant is determined as follows by CR:</li> <li>Attack time TA=10kΩ (R1) × C42</li> <li>Release time TR=50kΩ (R2) × C42</li> <li>Noise convergence adjustment</li> <li>MUTE OFF function MUTE is turned OFF when pin 42 is short-circuited with GND.</li> </ul>	VCC(PIN50) PUTE-DRIVE 10K Mute AMP 42 500 50K 777 GND(PIN32)
43	AFC	Null voltage As compared with pin 46 2.7V	2. 70+0be 387 1K 387 1K 387 1K 500(PIN32) 43 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387 5387






Continuos	I from proceeding page		Unit (Pasistanca: O. Canacitanca: E)
Pin	l from preceding page. Function	Discription	Unit (Resistance: Ω, Capacitance: F) Internal Equivalent Circuit
54	PLL TEST PIN (IF band variable filter output)	IN3-1 Monitor • IF_FIL IF band variable filter output monitor (AC output)	
55	AM IFAGCBYPASS	IF AGC voltage DC smoothing capacitor pin	
57	AM IF AGC	<ul> <li>TR1; Time constant changeover at Seek switch diode; 2.2μF</li> <li>Discharging diode</li> <li>At reception</li> <li>Time constant depends on the external LPF composition of pins 55 to 57.</li> <li>Seek</li> <li>Time constant is 57pin (C57) × 10Ω</li> </ul>	20K GND (PIN32) 777 53 1. 5K 1. 5K 10 100 57 500 100 57 500 100 57
56	AM LC FM Pilot Det	AM LC; Frequency characteristics of unnecessary voice band of 100Hz or less is changed to produce the clear sound in the AM mode. AM LC f characteristic; $Fc=1/(2\pi *2.5K*C56)$ Pilot Det; Insertion of 1M $\Omega$ between pin 56 and GND causes the forced MONO mode. For C56, 0.47 $\mu$ F or more is recommended.	Plot det AM LC VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VCC(PINGD) VC
58	AM W-AGC	AMP for W-AGC pickup incorporated	

Continued	I from preceding page.		Unit (Resistance: Ω, Capacitance: F)
Pin	Function	Discription	Internal Equivalent Circuit
59	AM RFAGC BYPASS	RF AGC rectifier capacitor Determination of the distortion ratio during low-frequency modulation Increase C59 and C64; Distortion $\rightarrow$ improved Response $\rightarrow$ slow Decrease C59 and C64; Distortion $\rightarrow$ worse Response $\rightarrow$ quick	ССР ССР ССР ССР ССР ССР ССР ССР
64	RF AGC	RF AGC rectifier capacitor Determination of distortion ratio during low-frequency modulation Increase C59 and C64; Distortion $\rightarrow$ improved Response $\rightarrow$ slow Decrease C59 and C64; Distortion $\rightarrow$ worse Response $\rightarrow$ quick	AGC DET GND(PI32) GND(PI32) 777 GND(PI32) 777 GND(PI32) 777 GND(PI32) 777 GND(PI32) 777 GND(PI32) 777 GND(PI32)
60 61	AM IF AMP IN	AM 450kHz AMP input Input impedance=2kΩ	
62 63	FM 2 <sup>nd</sup> MIX input FM AMP input	FM 2 <sup>nd</sup> MIX 10.7MHz → 450kHz FM AMP (10.7MHz) AMP for S-meter voltage	Limmiter AMP 2nd MIX
65	AM/FM 1 <sup>st</sup> IF AMP OUTPUT	Output impedance=330Ω	SO GND (PIN3)






## FM/AM level Diagram


[FM]

Input Condition : FM 98.1MHz, mod off, 30dBuV



[AM]


Input Condition : AM 1MHz, mod off, 50dBuV




## Serial Bus Data Timing

CE: Chip enable	DI: Input data
CL: Clock	DO: Output data

<<CL stopped at "L" level >>




<<CL stopped at "H" level >>




Parameter	Symbol	Pin	Conditions	min	typ	max	unit
Data setup time	ts∪	DI, CL		0.45			μs
Data hold time	tHD	DI, CL		0.45			μs
Clock L level time	<sup>t</sup> CL	CL		0.45			μs
Clock H level time	<sup>t</sup> CH	CL		0.45			μs
CE wait time	t <sub>EL</sub>	CE, CL		0.45			μs
CE setup time	t <sub>ES</sub>	CE, CL		0.45			μs
CE hold time	tEH	CE, CL		0.45			μs
Data latch change time	tLC					0.45	μs
Data output time	<sup>t</sup> DC	DO, CL	Varies depending on the pull-			0.0	
	<sup>t</sup> DH	DO, CE	up resistance			0.2	μs

### Serial Data I/O Method


This is the Sanyo Audio IC serial bus format. Data I/O is made with CCB (Computer Control Bus). LV25200M is the 8-bit address type CCB.



i) Serial data input (IN1/IN2/IN3) t<sub>SU</sub>, t<sub>HD</sub>, t<sub>ES</sub>, t<sub>EL</sub>, t<sub>EH</sub>, > 0.45 $\mu$ s t<sub>LC</sub> < 0.45 $\mu$ s





ii) Serial data output (OUT) t<sub>SU</sub>, t<sub>HD</sub>, t<sub>ES</sub>, t<sub>EL</sub>,  $> 0.45\mu$ s t<sub>DC</sub>, t<sub>DH</sub>  $< 0.2\mu$ s (\*1)





(\*1) As the DO pin is the Nch open drain pin, so that the data change time varies depending on the pull-up resistance and substrate capacity.


(\*2) Normally, keep the DO pin in the OPEN state.

















## **BIT Control Standard: Reference Value**

1. FM S-meter shifter

LSB			1	MSB	
D32-0	D32-1	D32-2	D32-3	D32-4	Function
0	0	0	0	0	Vsm(DC)=1.85V: +8dB
					↑
0	0	0	0	1	Vsm(DC)=1.85V: 0dB
					$\downarrow$
1	1	1	1	1	Vsm(DC)=1.85V: -7dB

#### 2-1. FM Mute-ON-adj

#### 2-2. AM NC stop

	1 1/1 1			J									
LSB	1			MSB		LSE	5		MSB				
D32-5	D32-6	D32-7	D32-8	D32-9	Function	D32-5	D32-6	D32-7	D32-8	D32-9	Function		
0	0	0	0	0	-3dB Limitting sens: -6dB	0	0	0	0	0	Vsm (DC) for AM NC STOP=0.3V		
					$\uparrow$						↑		
1	1	1	1	0	-3dB Limitting sens: 0dB	0	0	0	0	1	Vsm (DC) for AM NC STOP=2.3V		
					$\rightarrow$						$\downarrow$		
1	1	1	1	1	-3dB Limitting sens: +10dB	1	1	1	1	1	Vsm (DC) for AM NC STOP=4.2V		

#### 3-1. FM Mute-ATT

#### 3-2. AM NC Gate-Time

51.								5-2. All the Gate-Time								
LS	LSB MSB						LS	В			Ν	/ISB				
D32-10	D32-11	D32-12	D32-13	D32-14	D32-15	Function		D32-11	D32-12	D32-13	D32-14	D32-15	Function			
0	0	0	0	0	0	MUTE attenuation: -0.5dB	0	0	0	0	0	0	INPUT=60dBμV: 1000μs			
						↑							↑			
0	0	0	0	0	1	MUTE attenuation: -13dB	0	0	0	0	0	1	INPUT=60dBμV: 350μs			
						$\downarrow$							$\downarrow$			
1	1	1	1	1	1	MUTE attenuation: -25dB	1	1	1	1	1	1	INPUT=60dBµV: 200µs			

#### 4. FM weak input Mute changeover

(FM Mute-ON-adj:0000)

			,
LSB		MSB	
D32-16	D32-17	D32-18	Function
0	0	0	INPUT=-20dBµV V42: 1.45V
			↑
1	1	0	INPUT=-20dBµV V42: 2.0V
			$\downarrow$
1	1	1	INPUT=-20dBµV V42: 2.7V

5-1.	FM S	SD A	Adjus	t		5-2. AM SD Adjust						
LSB	B MSB		MSB		LSB MSB							
D32-19	D32-20	D32-21	D32-22	D32-23	Function		D32-20	D32-21	D32-22	D32-23	Function	
0	0	0	0	0	SD on level: -19dB	0	0	0	0	0	SD on level: -13dB	
					↑						↑	
0	0	0	0	1	SD on level: 0dB	0	0	0	0	1	SD on level: 0dB	
					$\downarrow$						$\downarrow$	
1	1	1	1	1	SD on level: +20dB		1	1	1	1	SD on level: +25dB	

#### 6-1. FM IF-Gain

LSB	-	-	MSB	
D32-24	D32-25	D32-26	D32-27	Function
0	0	0	0	450kHz limit AMP: -6dB
				↑ (
0	0	0	1	450kHz limit AMP: 0dB
				$\downarrow$
1	1	1	1	450kHz limit AMP: +6dB

### 7-1. FM W-AGC

### 7-2. AM W-AGC

		1100									
LSB	SB MSB							MSB			
D33-0	D33-1	D33-2	D33-3	Function		D33-1	D33-2	D33-3	Function		
0	0	0	0	W-AGC on level: -2dB	0	0	0	0	N-AGC on level: -9.5dB		
				↑					↑		
0	0	0	1	W-AGC on level: 0dB	0	0	0	1	N-AGC on level: 0dB		
				$\downarrow$					$\downarrow$		
1	1	1	1	W-AGC on level: +2dB	1	1	1	1	W-AGC on level: +6dB		

### 8-1. FM N-AGC

#### 8-2. AM N-AGC

0 11 1	101 1 0 2	100										
LSB	MSB				LSB			MSB				
D33-4	D33-5	D33-6	D33-7	Function		D33-5	D33-6	D33-7	Function			
0	0	0	0	N-AGC on level: -9dB	0	0	0	0	N-AGC on level: -10dB			
				$\uparrow$					↑			
0	0	0	1	N-AGC on level: 0dB	0	0	0	1	N-AGC on level: 0dB			
				$\downarrow$					$\downarrow$			
1	1	1	1	N-AGC on level: +6dB	1	1	1	1	N-AGC on level: +6.5dB			

9-1. F	FM Ke	yed-A	GC		9-2. A	M IF-	Gain		
LSB			MSB		LSB N			MSB	
D33-8	D33-9	D33-10	D33-11	Function	D33-8	D33-9	D33-10	D33-11	Function
0	0	0	0	V38 for Keyed AGC ON: 0.12V	0	0	0	0	AM 450kHz AMP Gain: -7.5dB
				$\uparrow$					$\uparrow$
0	0	0	1	V38 for Keyed AGC ON: 1.2V	0	0	0	1	AM 450kHz AMP Gain: 0dB
				$\downarrow$					$\downarrow$
1	1	1	1	V38 for Keyed AGC ON: 2.1V	1	1	1	1	AM 450kHz AMP Gain: -4.5dB

#### 10-1. FM Mute-ATT-SW

#### 10-2. AM Vsm-shifter

10-1. I'WI N	nule-ATT-S	۷۷ .	10-2. Alvi v sili-silittei						
LSB	MSB		LSB	MSB					
D33-25	D33-26	Function	D33-25	D33-26	Function				
0	0	MUTE attenuation at V42=1V: -6dB	0	0	Vsm(DC)=1.5V ANT IN: 30dBµV				
1	0	MUTE attenuation at V42=1V: -8dB	1	0	Vsm(DC)=1.5V ANT IN: 38dBµV				
0	1	MUTE attenuation at V42=1V: -13dB	0	1	Vsm(DC)=1.5V ANT IN: 45dBµV				
1	1	MUTE attenuation at V42=1V: -19dB	1	1	Vsm(DC)=1.5V ANT IN: 55dBµV				

#### 11-1. FM SNC DAC

LSB         MSB           DA         DA         DA         DA         DA         DA         DA         DA         Function           0         0         0         0         0         0         SEPARATION=15dB INPUT: -26dB           0         0         0         1         0         SEPARATION=15dB INPUT: -6dB           0         0         0         1         1         SEPARATION=15dB INPUT: 0dB           0         0         0         1         1         SEPARATION=15dB INPUT: 0dB           0         0         0         1         1         SEPARATION=15dB INPUT: +5dB           1         1         1         1         1         SEPARATION=15dB INPUT: +11dB	11 1					
0         0         0         0         0         0         SEPARATION=15dB INPUT: -26dB           0         0         0         1         0         SEPARATION=15dB INPUT: -6dB           0         0         0         0         1         SEPARATION=15dB INPUT: -6dB           0         0         0         1         SEPARATION=15dB INPUT: -6dB           0         0         0         1         SEPARATION=15dB INPUT: +6dB	LSE	5		I	MSB	
0         0         0         1         0         SEPARATION=15dB INPUT: -6dB           0         0         0         0         1         SEPARATION=15dB INPUT: -6dB           0         0         0         1         SEPARATION=15dB INPUT: -6dB           0         0         0         1         SEPARATION=15dB INPUT: -6dB           0         0         0         1         SEPARATION=15dB INPUT: +5dB	D34-6	D34-7	D34-8	D34-9	D34-10	Function
0         0         0         1         SEPARATION=15dB INPUT: 0dB           0         0         0         1         1         SEPARATION=15dB INPUT: +5dB	0	0	0	0	0	SEPARATION=15dB INPUT: -26dB
0 0 0 1 1 SEPARATION=15dB INPUT: +5dB	0	0	0	1	0	SEPARATION=15dB INPUT: -6dB
	0	0	0	0	1	SEPARATION=15dB INPUT: 0dB
1 1 1 1 1 1 SEPARATION=15dB INPUT: +11dB	0	0	0	1	1	SEPARATION=15dB INPUT: +5dB
	1	1	1	1	1	SEPARATION=15dB INPUT: +11dB

### 12-1. FM HCC DAC

12-1	. FM	HC	C DA	ьC		12-2. AM HCC DAC							
LSE	3		I	MSB		LSB N				MSB			
D34-11	D34-12	D34-13	D34-14	D34-15	Function	D34-11	D34-12	D34-13	D34-14	D34-15	Function		
0	0	0	0	0	V29 at 10kHz mod, -6dB: 0.4V	0	0	0	0	0	V29 at 4kHz mod, -6dB: 0.04V		
					$\uparrow$						↑		
0	0	0	0	1	V29 at 10kHz mod, -6dB: 0.85V	0	0	0	0	1	V29 at 4kHz mod, -6dB: 0.82V		
					$\downarrow$						$\downarrow$		
1	1	1	1	1	V29 at 10kHz mod, -6dB: 1.3V	1	1	1	1	1	V29 at 4kHz mod, -6dB: 1.3V		

#### 13-1. MRC Time constant

LSB	MSB				
D35-27	D35-28	Function			
0	0	Pin 39 output current: 2.9µA			
1	0	Pin 39 output current: 2.2µA			
0	1	Pin 39 output current: 1.5µA			
1	1	Pin 39 output current: 0.8µA			

#### No.A0976-34/45

No.	Control block/data	Description							Related data
(1)	Programmable divider data	¤ Data to s	set the div	iding ratio	of the prog	grammable div	ider.		AM/FM
	P0 to P15	Binary val	Binary value with P0 as LSB and P15 as MSB						
(2)	AM OSC dividing ratio			determin		/I OSC D1 and	OSC D2		AM/FM
		OSC [	01	OSC D2	Div	iding ratio			P0 to P15
	OSC D1,OSC D2	0		0		)-division			
		0		1		-division			
		1		0		-division			
		1		1		-division			
(3)	General-purpose counter measurement start control	¤ General-	¤ General-purpose counter measurement start data						CTS GT0,GT1
		CTE =	=1: Count	start					CTP
	CTE	=	=0: Count	reset					CTC
(4)	Reference divider data			1	election da			-	
	P0 to P2	R3	R2	R1	R0	Refer	rence frequency (kHz)	4	
	R0 to R3	0	0	0	0		Do not use		
		0	0	0	1		100		
		0	0	1	0		25		
		0	0	1	1		25		
		0	1	0	0		12.5		
		0	1	0	1		6.25		
		0	1	1	0		3.125		
		0	1	1	1		3.125		
		1	0	0	0		10		
		1	0	0	1		Do not use	- 1	
		1	0	1	0		5	- 1	
		1	0	1	1		1	- 1	
		1	1	0	0		Do not use	-	
		1	1	0	1		Do not use	- 1	
		1	1	1	0		Do not use	- 1	
		1	1	1	1		Do not use		
(=)									
(5)	Stop of programmable divider				pped (pulle	ed-down)			CTS GT0,GT1
	uividei	1: PLL-IN pin in IC selected Set number of divisions (N): 272 to 65536							CTP
	DVS				ge: 120 to 2				СТС
			-		-	ider Compositi	on."		
(6)	Tuner mode changeover	¤ AM/FM r							P0 to P15
	AM/FM	1=AM (							OSC D1,D2
(7)	Tuner mode changeover	¤ Data to o							MODE1,
	SEEK1 SEEKS		EK1	S	EEK2		control output		MODE2
	SEEK1, SEEK2		0		0	-	o not use		
			1		0		STOP		
			0		1		RDS		
			1		1		SEEK		

## **Description Of Control Data**

	ed from preceding page.				Decerie	4: a.a.			Delete d dete
No.	Control block/data				Descrip	tion			Related data
(8)	PLL filter changeover	¤ Data to sel				1		* don't care	AM/FM
	MODE1,MODE2	MODE1	MODE2	AM/FM	SEEK1	SEEK2	AM filter	FM filter	SEEK1, SEEK2
	MODE I, MODEZ	0	0	0	*		OFF	ON	0LLI12
		0	0	1		*	ON	OFF	
		1	0	0	1	1	OFF	ON	
		1	0	0	0	1	OFF	ON	
		1	0	0	1	0	ON	OFF	
		1	0	1	*	*	ON	OFF	
		0	1	0	1	1	OFF	ON	
		0	1	0	0	1	OFF	ON	
		0	1	0	1	0	ON	ON	
		0	1	1	*	*	ON	ON	
(9)	OSC dividing ratio control	¤ Data to set	the OSC d	ividing ratio	at reception	of AM/FM/V	VB		AM/FM
		WEATH	IER	DIV_SW3	3	Dividing ratio	)		P0 to P15
	WEATHER	0		0		2-division			OSC D1,
	DIV_SW3	0		1		3-division			OSC D2
		1		0		1-division			
		1		1		1-division			
						1-010151011			
(10)	IC internal signal I/O port	Data to desig		-					
	Control data	"Data" =0: in	-		-				
		* Select "0" f		Select "1" for					
(11)	X-TAL OSC					5MHz wher	beat has occ	urred	
()	Fine adjustment data	Data to detune the reference frequency X'tal=20.5MHz when beat has occurred Variable by about 100Hz per bit in eight steps of 0 to 7 bits							
		X'tal to be loaded with the external capacity at the 3-bit (110) setting							
			K'tal OSC A	DJ					
			000	+390Hz					
			100	+250Hz					
			010	+110Hz					
			110	X'tal (center	r value)				
			001	-100Hz					
			101	-190Hz					
			011	-280Hz					
			111	-350Hz					
(12)		Data ta anao	d up the CC	) rice time in	the AM me	do			
(12)	AMSD speedup	Data to spee "SDSPEED"	•			ue			
	SDSPEED		=1: speedu						
(13)	DO pin	¤ Data to cor							
	Control data	IL1	110	·	IN				
		0	0	Open					
	IL0,IL1	0	1	SD pin state					
		1	0	Pin I2 state	` '				
		1	1	Do not use					
		Open when I		•	•				
		Note) Do not				-	e)		
(14)	AM/FM-AGC ON	Data to make			ר				
	Control data	"FMAGC_ON		MAL mode d ON mode	For FM	l			
	FMAGC_ON	"AMAGC_O			ן ו				
	AMAGC_ON	/		d ON mode	For AN	1			
(15)	IF count sensitivity	¤ Decrease t			CTC=1.				
	deterioration control data	* Do not atte	•			cept for EVF	R).		
	СТС								

	ed from preceding page.					Description			Deleted date
No.	Control block/data		Description     Description						Related data
(16)	General-purpose counter			-				me	
	Control data	(frequency	/ mode) ar		-	s (cycle moo			
	GT0, GT1			Fi	requen	cy measure		Cycle measurement	
	CTP	GT1	GT0	Measurer	ment	Wai	t time	mode	
				time		CTP=0	CTP=1		
		0	0	4ms		3 to 4ms	1 to 2ms	1 cycle	
		0	1	8ms		3 to 4ms	1 to 2ms	1 cycle	
		1	0	32ms	5	7 to 8ms	1 to 2ms	2 cycles	
		1	1	64ms	;	7 to 8ms	1 to 2ms	2 cycles	
		v CTP=0	General-r				at counter rese	-	
			-	-				it time shortened at	
				set (CTE=0)					
		Exce	ept that Im	mediately af	fter set	ting of CTP=	1, it is necess	ary to wait for counter start	
		till th	e general-	purpose cou	unter ir	nput pin is bi	ased.		
(17)	DO pin control data	¤ Data to	determine	the output o	of DO p	oin.			
		ULD	)	DT1	[	OT0		DO pin	
	ULD	0		0		0	Low when un	locked	
	DT0, DT1	0		0	Ĩ	1	Do not use		
		0		1	1	0	end-UC		
		0		1		1	IN (*1)		
		1		0		0	Open		
				0		1	Do not use		
							end-UC		
		1		1		0			
		1		1		1	IN (*1)		
		end-UC:	Count ove	er of the gen	eral-pu	irpose count	er		
		_			$\longrightarrow$	)	-		
		L	00	_\`\'		•	¥	7	
				011		_			
				Start		Er		CE:Hi	
						(I-1 ch	ange)		
(18)	Unlock detection data	¤ Data to	select the	phase error	(¢E) de	etection widt	h in order to cl	neck PLL for locking.	ULD
		Phase erro	or exceedi	ng the øE de	etectio	n width show	n in the table	below is determined to	DT0, DT1
	UL0, UL1	indicate ur	nlock. At u	nlock, the de	etectio	n pin (DO) b	ecomes Low.		
		UL1	ι	JLO	φE de	tection width	De	tection pin output	
		0		0		Stop		Open	
		0		1		0	φl	E output directly	
		1		0	:	±0.5µs	φE ex	tended by 1 to 2ms	
		1		1		±1μs		tended by 1 to 2ms	
					,		Ψ= 07		
			φE				))		
			DO	,			<pre>     Extensi     Si </pre>	on	
			20	ļ		1 to 2ms	))		
					$\leftarrow$	Unlock o	utnut →		
		ļ			-				<b> </b>
(19)	IF count operation control			- · ·		ounter input	pin (HCTR) in	IC	
	data		-	in IC selecte					
(20)	CTS			in IC pulled					
(20)	Sub-charge pump control			sub-charge	: pump		oborg	atata	UL0, UL1, DLC
	data	PDC1	PI	000			charge pump		DLC
	PDC0, PDC1	0		*			ligh impedanc		
	,	1		0		Charge pu	mp operating	(unlocked)	
		1		1		Charge p	ump operating	(normal)	
								(*: don't care)	
							ally with the LF	-	
				imp and the	PD (m	ain charge p	oump) pin are	combined to form the fast	
		lockup ci				dana s d'	a tha City	Hallan (link) - Clin )	
			THIS MA	av not be effe	ective	uependina o	n the filter mu	tiplier (lighter filter).	1


Continue	ed from preceding page.	r.					1
No.	Control block/data			Description			Related data
(21)	Phase comparator control	¤ Data to con	trol the dead l	oand of phase comparate	or		
	data	DZ1	DZ0	Deadban	mode		
		0	0	DZA			
	DZ0, DZ1	0	1	DZB			
		1	0	DZC			
		1	1	DZD			
		* DZA at pow					
(22)	Charge pump control data			mp output to the low leve	el (Vss level) in a f	orced manner.	
()	g- pp	DLC=1: Lov					
	DLC	=0: No	rmal operatio	า			
		* When the V	CO control vo	Itage (Vtune) is deadlock	ked because VCO	stops oscillation at	
				e pump output to the lov			
		-		state. Normal operation r	mode at power ON	and power reset	
(23)	IC test data	¤ IC test data					
	TEOTO	Set as follow	NS:				
	TEST0 TEST1	TEST0=0 TEST1=0					
	TEST1 TEST2	TEST1=0 TEST2=0					
			ta is set to "0	at power ON and powe	r reset.		
(24)	RF-DAC control			control voltage to the R		actor).	
	D31-0 to D31-8	9BIT					
(25)	Internal monitor changeover		ngeover the ir	nternal monitor.			
	data	1BIT					
(0.0)	D31-9	-					
(26)	ANT-DAC control		lication of the	control voltage to the Al	NI tuning circuit (va	aractor).	
(27)	D31-10 to D31-18 MSLOP Control changeover	9BIT	ngo over the l	MUTE curve inclinati	00		
(27)	data	1BIT MSL	-		011.		
	D31-19	0		ep inclination)			
		1		ntle inclination)			
(28)	Band variable filter control	¤ Narrow/wide	e band - (MIN	/MAX) data to set the ba	nd variable filter		
	data	Each 3bits f	or narrow and	l wide bands			
	D31-20 to D31-25	Band va	ariable filter				
				IN/MAC control value			
		_	ow LMT Cont	Wide LM			
		D2	0 D21 D22	1in (40k) D23 D24			
			000 N 100	1in (40k) 0 0 1 0	. ,		
			010	0 1	0		
			•	•			
			101	10	1		
			011 111 N	0 1 1ax (80k) 1 1			
(20)	Rand variable filter mode			and variable filter.	. IVIII (130K)		
(29)	Band variable filter mode setting	<sup>a</sup> Data to set		anu vanavie IIIlei.			
	D31-26 to D31-27	Filter-Fix_SW					
		D26	D27	Filter-Mode			
		0	0	Variable			
		<b></b>					
		1	0	Narrow-Fix			
		1	0	Narrow-Fix			
		0	1	Wide-Fix			
(30)	DAC TEST select data	0	1 1	Wide-Fix	rcuit		
. ,	D31-29	0 1 ¤ Data to sele	1 1 ect the output	Wide-Fix Dont Care circuit of internal DAC ci			
(30)	D31-29 S-meter shifter control	0 1 ¤ Data to sele	1 1 ect the output	Wide-Fix Dont Care			
(31)	D31-29 S-meter shifter control D32-0 to D32-4	0 1 <sup>II</sup> Data to select Controls the 5BIT	1 1 ect the output	Wide-Fix Dont Care circuit of internal DAC ci of FM S-METER shifter			
. ,	D31-29 S-meter shifter control D32-0 to D32-4 FM MUTE-ON-adj/	0 1 Data to sele Controls the SBIT FM: Control	1 ect the output e output value s FM MUTE-0	Wide-Fix Dont Care circuit of internal DAC ci of FM S-METER shifter DN-adj characteristic.			
(31)	D31-29 S-meter shifter control D32-0 to D32-4 FM MUTE-ON-adj/ AM NC stop control	0 1 Data to sele Controls the SBIT FM: Control AM: Control	1 ect the output e output value s FM MUTE-0	Wide-Fix Dont Care circuit of internal DAC ci of FM S-METER shifter			
(31)	D31-29 S-meter shifter control D32-0 to D32-4 FM MUTE-ON-adj/	0 1 Data to sele Controls the SBIT FM: Control AM: Control SBIT	1 1 ect the output e output value s FM MUTE- Is the sensitiv	Wide-Fix Dont Care circuit of internal DAC ci of FM S-METER shifter DN-adj characteristic.			
(31)	D31-29 S-meter shifter control D32-0 to D32-4 FM MUTE-ON-adj/ AM NC stop control D32-5 to D32-9	0 1 <sup>III</sup> Data to sele <sup>III</sup> Controls the 5BIT <sup>III</sup> FM: Control 5BIT <sup>III</sup> FM: Control	1 1 act the output e output value s FM MUTE-( ls the sensitiv s FM MUTE-/	Wide-Fix Dont Care circuit of internal DAC ci of FM S-METER shifter DN-adj characteristic. ity of AM NC stop.	circuit.		

No.	ed from preceding page. Control block/data	Description	Related data
(34)	Weak input	¤ Changes over weak input MUTE.	
()	MUTE changeover	3BIT	
	D31-16 to D31-18		
(35)	AM/FM SD-adj	¤ Controls SD characteristic of AM/FM.	
	NC-AGC threshold voltage	Sets the threshold voltage of NC-AGC.	
	setting data	SBIT	
(26)	D31-19 to D32-23 FM IF-Gain	¤ Controls Gain of FM IF limiter AMP.	
(36)	/AM NC Gain control data	Controls Gain of FM IF limiter AMP. Controls also Gain of IF limiter AMP in the AM mode similarly to the FM mode.	
	D32-24 to D32-27	4BIT	
(37)	TUNER OFF setting data	¤ Data to set the mode to turn OFF the tuner.	
	D32-28	1BIT	
		Tuner OFF mode	
		0 Normal operation	
		1 Tuner-OFF	
(38)	AM/FM WAGC setting data	¤ Data to set the AM/FM WAGC sensitivity.	
	D33-0 to D33-3	4BIT	
(39)	AM/FM NAGC setting data	¤ Data to set the AM/FM NAGC sensitivity.	
	D33-4 to D33-7	4BIT	
(40)	Keyed-AGC/	a Controls FM Keyed-AGC sensitivity.	
	AM-IF-Gain setting data D33-8 to D33-11	Controls AM-IF-GAIN. 4BIT	
(41)	SD detection bandwidth	a Used to set the SD detection bandwidth at FM-SEEK.	
(+1)	setting/band variable filter	Used to set the start point of band variable filter at FM reception.	
	start point setting data	4BIT	
	D33-12 to D33-15		
(42)	Null Voltage setting data	¤ Controls the FM Null voltage.	
	D33-16 to D33-20	5BIT	
(43)	QDP-ADJ setting data	¤ Controls the FM QDP voltage.	
	D33-21 to D33-24	4BIT	
(44)	FM MUTE-ATT SW/AM	¤ FM: Controls FM MUTE-ATT-SW characteristic.	
	S-meter shifter control	AM: Controls S-meter shifter circuit output value. 2BIT Mute-ATT-SW/AM-Vsm-Shift	
	D33-25 to D33-26	2BIT Mute-ATT-SW/AM-Vsm-Shift 0 0 Low (steep inclination)	
		01	
		1 1 High (gengle inclination)	
(45)	VREF2.7V adj control	x Sets the Vref2.7V output voltage to the target value.	
( )	D33-27 to D33-28	2BIT Vref2.7V ADJ	
		0 0 Low	
		10 Typ	
		0 1 Little High	
		11 High	
(46)	Separation control	¤ Controls separation of L/R output level in the FM stereo mode.	
	D34-0 to D34-5	6BIT	
(47)	FM SNC/	¤ Sets FM SNC characteristic.	
	AM-RF-AGC AMP	Sets AM-RF-AGC AMP (gentle inclination side) threshold voltage.	
	Threshold value (gentle	5BIT	
	inclination side) setting data		
(10)	D34-6 to D34-10	R Sate HCC observatoriatio of EM and AM	
(48)	FM/AM HCC setting data D34-11 to D34-15	<ul> <li>Sets HCC characteristic of FM and AM.</li> <li>5BIT</li> </ul>	
		x Sets inclination of SNC voltage (sets the separation curve).	
(40)	SNC inclination setting data	- Octo monification of Ordo voltage (sets the separation of Voltage).	
(49)	SNC inclination setting data D34-16 to D34-17	2BIT SNC inclination	
(49)	SNC inclination setting data D34-16 to D34-17	2BIT SNC inclination	
(49)	<b>•</b>	2BIT SNC inclination $ \begin{bmatrix} 0 & 0 \\ 1 & 0 \end{bmatrix} $	
(49)	<b>•</b>	00	

Continue	ed from preceding page.					
No.	Control block/data	Description	Related data			
(50)	Pilot cancel control D34-18 to D34-19	<ul> <li>Data to control the pilot cancel degree.</li> <li>2BIT Pi-Can (Pilot Cancel Level Control)         <ul> <li>0 0</li> <li>Center (AM-NC=OFF)</li> <li>Low (same as above)</li> <li>0 1</li> <li>High (same as above)</li> <li>0 FF (AM-NC=ON)</li> </ul> </li> </ul>				
(51)	De-emphasis select data D34-20	<ul> <li>Data to select the De-Emphasis constant of L/R output.</li> <li>1BIT De-emphasis         <ul> <li>0</li> <li>50μs</li> <li>1</li> <li>75μs</li> </ul> </li> </ul>				
(52)	Force NOMO setting data D34-21	<ul> <li>Data to force L/R output to the MONO mode.</li> <li>1BIT</li> <li>0 Normal</li> <li>1 Forced MONO</li> </ul>				
(53)	Noise-AGC Threshold voltage forced application data D34-23	<ul> <li>Data to change the sensitivity by applying the Noise-AGC Threshold voltage in a forced manner.</li> <li>1BIT Noise-AGC         <ul> <li>Threshold voltage forced application</li> <li>OFF (Normal)</li> <li>ON(control with SD-ADJ-DAC)</li> </ul> </li> </ul>				
(54)	Noise sensitivity setting data D34-24 to D34-25	$\begin{tabular}{ c c c c c c c } \hline & & Controls the noise detection sensitivity. \\ \hline & & 2BIT & Noise-Sens setting \\ \hline & & 0 & 0 \\ \hline & & 0 & 0 \\ \hline & & 1 & 0 \\ \hline & & 0 & 1 \\ \hline & & 0 & 1 \\ \hline & & 0 & 1 \\ \hline & & 1 & 1 \\ \hline & & Difficult to detect \\ \hline \end{tabular}$				
(55)	AC S-meter Load changeover data D34-26	<sup>m</sup> S-meter output (Vsm2_sub): Data to change over the output impedance (internal load resistance) of pin 40          1BIT       AC-S meter load changeover          0       Hi (7kΩ)         1       Low (3.5kΩ)				
(56)	Noise-AGC limit setting data D34-27	Data to changeover the AGC limiter of noise canceller.     IBIT     Noise-AGC     0     No Limit (AGC easy to be effective)     Limit (AGC difficult to be effective)				
(57)	D34-28	n No function       1BIT     0       1     0				
(58)	MPX VCO control data	Pata for control to the MPX-VCO block free-run oscillation frequency of 304kHz				
(59)	D35-0 to D35-5 VCO ON measurement bit D35-6	6BIT ¤ MPX-VCO block free-run oscillation frequency During measurement: High 1BIT				
(60)	HCC SW changeover bit D35-6	IBIT     Image: Data to change the HCC function AM/FM mode       1BIT     HCC SW       1     FM       0     AM				
(61)	Filter-Wide fixed sensitivity/ AM-RF-AGC AMP Threshold value (steep inclination side) setting data D35-8 to D35-11	<ul> <li>Sets the Filter-Wide fixed sensitivity.</li> <li>Sets the AM-RF-AGC AMP (steep inclination side) threshold voltage.</li> <li>4BIT</li> </ul>				
(62)	Filter initial adjustment bit D35-12 to D35-24	Pata for various initial settings of the filter				
	D33-12 10 D33-24	13BIT         D12-14         Gain         Gain adjustment           D15-19         CF         CF adjustment           D20-24         BW/G         BW/G adjustment				
L						


Continu	ed from preceding page.		
No.	Control block/data	Description	Related data
(63)	MRC Sensitivity Setting data D35-25 to D35-26	□ Data for sensitivity setting of MRC         2BIT       MRC sensitivity         □ 0       Low         1 0       ↓         0 1       ↓         1 1       High	
(64)	MRC Time constant setting data D35-27 to D35-28	MRC time constant (Attack/Release Time) setting data          2BIT       MRC time constant         (Attack: Release Time)         0 0       Short         1 0       0 1         1 1       Long	
(65)	D31-29 to D31-31 D32-29 to D32-31 D33-29 to D33-31 D34-29 to D34-31	¤ Sub-Code Address Each 3 bits	

## DO Output Data (Serial Data Output) Composition



No.	Control block/data	Description	Related data
(1)	I/O port data	¤ I/O port; Data latching the state of pin 14 and other pins become I1 to I5. Latched when the	TEST-BIT
	I5 to I1	data output mode becomes effective. Pin state=Hi: 1	(I/O-PORT)
		=Low: 0	
		Currently, only pin 14 (SD state)	
(2)	General-purpose	¤ Data latching the content of general-purpose counter (20-bit binary counter) becomes	CTS0
	counter binary data	C19 to C0.	CTS1
		C19 ← MSB of binary counter	CTE
	C19 to C0	C0 $\leftarrow$ LSB of binary counter	

## **Programmable Divider Composition**




DVS	Set number of divisions (N)	Input frequency range (f [MHz])	PULL-IN pin in IC
1	272 to 65535	$120 \le f \le 270$	Selected
0	-	-	Stopped

\* The input sensitivity is not shown here because the IC inside is closed.

### Composition of The General-Purpose Counter

The general-purpose counter consists of 20-bit binary counters. The count result can be read from MSB through the DO pin.



On the basis of GT0 and GT1 data, the measurement time for frequency measurement using the general-purpose counter can be selected from four types: 4,8,32,64 ms. By determining how many pulses are entered in the general-purpose counter within one of these periods, the frequency of signal entered in HCTR in IC can be determined.

CTP data: Data to determine the general-purpose counter input pin (HCTR) state at reset of this counter (CTE=0) CTP = 0: General-purpose counter input pin turned OFF (pulled down)

= 1: General-purpose counter input pin not pulled down, but the wait time reduced to 1- 2 ms. When setting CTP=1, it must be set first not later than 4 ms before count start (CTE=1). When the counter is not to be used, set CTP=0.

		Frequency measurement mode				
GT1	GT0	Macouroment time	Wait time			
		Measurement time	CTP=0	CTP=1		
0	0	4ms	3 to 4ms			
0	1	8ms		1 to 2ms		
1	0	32ms	7 to 8ms	1 10 21115		
1	1	64ms				

## **IF Counter Operation**

Before count start with the general-purpose counter, set CTE=0 to reset the counter beforehand.


The general-purpose counter starts counting by setting the serial data to CTE=1.

Then, the count result of the counter must be read out while CTE=1.


(With CTE=0, the general-purpose counter is reset.)

The signal entered in the HCTR pin in IC is divided into one half internally, and transmitted to the general-purpose counter.

Accordingly, the count result of general-purpose counter is the one-half value of the actual frequency entered in the HCTR pin in IC.



### For the integrating counter



During integrating counting, the counts are accumulated in the general-purpose counter.

Take care not to allow overflow of the counter.

Count value:  $O_H$  to FFFFF<sub>H</sub> (1,048,575)

When the serial data (IN1) is re-transmitted while keeping CTE=1, the general-purpose counter restarts measurement and the integrating count results are added.

### Phase Comparator/Charge Pump

(1) Phase comparator/charge pump operation

In the PLL circuit block shown in Fig. 1, the phase comparator compares the phase difference of the reference frequency(fr) and comparative frequency (fp) and outputs the phase difference components from the charge pump.






Fig. 1 PLL circuit block

Output characteristics of the phase comparator/charge pump are shown in Fig. 2. The phase comparator outputs the output V $\phi$  that is proportional to the phase difference $\phi$  between fr and fp. By changing the setting of phase comparator dead zone mode, characteristics of phase comparator can be changed. Namely, the modes (DZA, DZB) to turn ON both P-CH and N-CH transistors of charge pump in case of extremely small phase difference and the mode (DZD) not to output the phase difference output in case of extremely small phase difference can be set.





The table below outlines characteristics in each dead zone mode.

Set data		Dead zone mode	Charge pump at phase difference 0	Dead zone width	Domorko
DZ1	DZ0	Dead zone mode	(Pch/Nch)	(Reference data)	Remarks
0	0	DZA	ON/ON	(-15[ns])	
0	1	DZB	ON/ON	- (-8[ns])	
1	0	DZC	ON or OFF	≈0 (0[ns])	Do not use
1	1	DZD	OFF/OFF	+ (+8[ns])	

#### (3) Guideline and cautions for selecting the Dead Zone mode

Features of each Dead Zone mode and criteria for selection are described below:

#### 1) DZA mode

In the DZA mode, the correction signal is output from the charge pump even when the phase difference agrees between the reference frequency (fr) and comparative frequency (fp), which is advantageous in obtaining the high S/N ratio with ease. On the other hand, the side band of reference frequency component may occur, readily causing beats in case of strong input. This is a phenomenon occurring because the PLL loop reacts sensitively due to leak components through the mixer, modulating VCO. Occurrence of side band of reference frequency component in the local oscillator also causes leakage of reference components to IF, which tends to worsen the interference characteristics.

#### 2) DZB mode

The DZB mode is characterized by the reduced voltage of correction signal from the DZA mode though, similarly to the case of the DZA mode, the charge pump outputs the correction signal even when the phase difference agrees between the reference frequency (fr) and comparative frequency (fp). This mode features in easier achievement of high S/N ratio than DZC/DZD and improved beat and interference resistances.

#### 3) DZC mode

In the DZC mode, the correction signal is output from the charge pump according to the phase difference between the reference frequency (fr) and comparative frequency (fp). Extremely small noise may occur when the phase difference is around 0 [ns]. Do not use this mode at low temperature ( $-30^{\circ}$ C or less) because the S/N ratio may be deteriorated.

#### 4) DZD mode

In the DZD mode, the correction signal is output from the charge pump according to the phase difference between the reference frequency (fr) and comparative frequency (fp). The correction signal is not output when the phase difference is  $\pm$  several [ns]. Accordingly, the S/N ratio becomes lower than other dead-zone modes, but beat and interference resistances can be improved.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of December, 2007. Specifications and information herein are subject to change without notice.